



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/645,782	08/22/2003	Keiichiro Kata	069974-0143	8077

22428 7590 01/19/2006

FOLEY AND LARDNER LLP  
SUITE 500  
3000 K STREET NW  
WASHINGTON, DC 20007

EXAMINER

PRENTY, MARK V

ART UNIT	PAPER NUMBER
----------	--------------

2822

DATE MAILED: 01/19/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	Application No. 10/645,782	Applicant(s) KATA ET AL.	
	Examiner MARK PRENTY	Art Unit 2822	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 28 December 2005.  
 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.  
 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 1-12, 15, 16 and 25-32 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) ☒ Claim(s) 3-12, 15, 16, 27, 28, 31 and 32 is/are allowed.  
 6) ☒ Claim(s) 1 and 2 is/are rejected.  
 7) ☒ Claim(s) 25, 26, 29 and 30 is/are objected to.  
 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.  
 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) ☐ All b) ☐ Some \* c) ☐ None of:  
 1. ☐ Certified copies of the priority documents have been received.  
 2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |   |  |
|---|--|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input checked="" type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. <u>20060113</u> . |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                    | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)                                    |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____. | 6) <input type="checkbox"/> Other: _____.  |

This Office Action is in response to the full and proper response filed on December 28, 2005, which has been entered in its entirety. The Advisory Action mailed on January 10, 2006, is withdrawn.

Claims 1 and 2 are rejected under 35 U.S.C. 102(b) as being anticipated by United States Patent 5,327,013 to Moore et al. (Moore).

As to independent claim 1, Moore discloses a semiconductor wafer (see the entire patent, particularly the Figs. 1-2 disclosure), including: a plurality of [chip] sections 10 defined thereon by scribe lines (see column 2, lines 45-47), each chip section 10 having bump electrodes 30 formed simultaneously thereon (see column 2, lines 45-52), the scribe lines for separating the chip sections from each other without dividing bump electrodes thereon, said chip section 10 including: a plurality of chip electrodes 16 positioned on said chip section (see column 2, lines 31-36); and a plurality of interconnection layers 26/24 for electrically connecting said chip electrodes 16 and said bump electrodes 30, said bump electrodes 30 being located at positions other than over said chip electrodes 16, said chip section having a center and a periphery 18 and said interconnection layers 26/24 extend from said periphery toward said center.

Claim 1 is thus rejected under 35 U.S.C. 102(b) as being anticipated by Moore.

As to independent claim 2, Moore discloses a semiconductor wafer (see the entire patent, particularly the Figs. 1-2 disclosure), including: a plurality of [chip] sections 10 defined thereon by scribe lines (see column 2, lines 45-47), each chip section 10 having: bump electrodes 30 formed simultaneously thereon (see column 2,

Art Unit: 2822

lines 45-52); a plurality of chip electrodes 16 positioned on said chip section (see column 2, lines 31-36); and a plurality of interconnection layers 26/24 for electrically connecting said chip electrodes 16 and said bump electrodes 30, said bump electrodes 30 being located at positions other than over said chip electrodes 16, said chip section having a center and a periphery 18 and said interconnection layers 26/24 extend from said periphery toward said center.

Claim 2 is thus rejected under 35 U.S.C. 102(b) as being anticipated by Moore.

Claims 25, 26, 29 and 30 are objected to as being dependent upon a rejected base claim, but would be allowable over the prior art of record if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Claims 3-12, 15, 16, 27, 28, 31 and 32 are allowable over the prior art of record.

The prior art of record does not disclose or suggest the allowable semiconductor wafers taken as a whole, including the interconnection layers.

Registered practitioners can telephone the examiner at (571) 272-1843. Any voicemail message left for the examiner must include the name and registration number of the registered practitioner calling, and the Application/Control (Serial) Number. Technology Center 2800's general telephone number is (571) 272-2800.

  
Mark V. Prenty  
Primary Examiner